## IN THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1-24. (canceled)

25. (currently amended) A Method of improving immunity to interference of an integrated circuit (16), the method comprising:

transferring one or more sending a pair of logically complementary error signals between from at least one microprocessor chip or multiple processor  $\mu C$  (1) and to at least one further component (2); and

defining, for the transferring of error signals, a minimum pulse length that is independent of a clock frequency of the microprocessor chip or the multiple processor is defined, starting from a signal on an error line having a defined pulse length is interpreted as an error

evaluating the error signals in the at least one further component when each of the error signals has maintained its respective logic state for at least a minimum pulse length.

26. (previously presented) A method according to claim 25, wherein the further component is a mixed-signal module.

- 27. (currently amended) A method according to claim 25, wherein in the event of a sequence of errors pulses on at least one of the error signals with a distance between the errors pulses that is smaller than the minimum pulse length, the time of the sequence of errors pulses output over the at least one a respective one of the error signals error line is extended with respect to the actual error pulse sequence time.
- 28. (currently amended) A method according to claim 25, wherein the error signal in a chip, which receives the error signal of another chip or component, are not processed when the signals do not reach a minimum duration, and at least one further component are processed when the minimum duration is reached or exceeded, and the signals are directed through at least one filter further comprising filtering the error signals.
- 29. (currently amended) A method according to claim 25, wherein at least one watchdog time window (17) is predetermined in the integrated circuit at least one microprocessor chip or multiple processor μC (1) or in the further component (2), within which at least one artificially produced error signal or error signal pattern test pulse is generated on the error signals and tested so that the error detection circuits become self-testable.
- 30. (previously presented) A method according to claim 29, wherein the watchdog time window (17) has a delay time TWindowDelay, and the time window, in which at least one error signal or error signal pattern is expected, remains open until the expiry of the delay time TWindowDelay.
- 31. (currently amended) A method according to claim 30, wherein the delay time TWindowDelay is longer than the <u>a</u> filter time TFilter of the filter(s) filters (7, 7') processing the error signal or error signals of the at least one error line (3, 3').

- 32. (currently amended) A method according to claim 30, wherein the time window TWindowDelay is set in the further component (2) by way of the <u>an</u> interface (5) connected to <del>chip (1)</del> at least one microprocessor chip or multiple processor μC (1).
- 33. (previously presented) A method according to claim 30, wherein a condition TWindowDelay is satisfied in excess of the filter time TFilter.
- 34. (previously presented) A method according to claim 30, wherein the delay TWindowDelay approximately corresponds to twice the time TFilter.
- 35. (currently amended) A method according to claim 25, wherein inside the chip (1) that sends error signals, the further comprising extending durations of pulses on the error signals are extended and/or output with delay one after the other through the error line.
- 36. (currently amended) A method according to claim 25, wherein a test of the at least one error line error signals (3, 4) is performed with the aid of an interface (5).
- 37. (previously presented) A method according to claim 25, wherein the error signals are filtered by filters (7, 7') with a defined filter time TFilter.
- 38. (previously presented) A method according to claim 25, wherein the pulse width TMin is set to a value of at least 30 nanoseconds approximately.

39. (currently amended) An integrated circuit comprising:

at least one microprocessor chip or multiple processor microcontroller (1) or microprocessor module;

at least one additional separate component (2) having separately arranged power elements; and

one or more pulse extending devices or signal delaying devices for outputting error pulses (6, 6') one after another through at least one error line a logically complementary pair of error lines (3, 4).

- 40. (currently amended) An integrated circuit according to claim 39 further comprising: one or more filters (7, 7') for filtering the error signals pulses transferred through the error lines (3, 4).
- 41. (currently amended) An integrated circuit comprising:

at least one microprocessor chip or multiple processor microcontroller (1);

at least one additional component (2) having separately arranged power elements, wherein one or more error signal is a complementary pair of error signals transferred between the at least one microprocessor chip or multiple processor  $\mu C$  (1) and the at least one additional component (2); and

one or more filter <u>filters</u> (7, 7') for filtering error pulses (6, 6') through at least one error line <u>associated ones of the error signals</u> (3, 4).

42. (currently amended) An integrated circuit according to claim 41, wherein the each filter (7, 7') is configured as a digital forward/backward counter.

- 43. (previously presented) An integrated circuit according to claim 41, wherein the chips or components are interconnected by at least one bus (5) and at least one error line (3, 4).
- 44. (previously presented) An integrated circuit according to claim 43, wherein the circuit includes hardware test structures, with the aid of which a test of the at least one error line (3, 4) can be performed using an interface (5).
- 45. (previously presented) An integrated circuit according to claim 41, wherein the microprocessor chip (1) or the additional component comprises at least one watchdog window circuit (50).
- 46. (previously presented) An integrated circuit according to claim 45, wherein the watchdog window circuit (50) predefines a watchdog time window (17), and the watchdog time window (17) has a delay time TWindowDelay, and the time window, in which at least one error signal or error signal pattern is expected, remains open until the expiry of the delay time TWindowDelay.
- 47. (previously presented) An integrated circuit according to claim 45, wherein the delay time TWindowDelay is longer than the filter time TFilter of the filter(s) (7, 7') processing the error signal(s) of the at least one error line (3, 3').